

Project Name : A14HV02

Platform : Sandy Bridge(PROCESSOR)+Couagr Poinrt(PCH)

PAGE CONTENT

1. INDEX
2. SYSTEM BLOCK DIAGRAM
3. POWER DIAGRAM & SEQUENCE
4. GPIO & Power Consumption
5. CLOCK GEN (ICS9LRS365B)
6. CPU\_DMI/PEG/FDI (1 of 7)
7. CPU\_CLK/MISC/JTAG (2 of 7)
8. CPU\_DDR3 BUS (3 of 7)
9. CPU\_PWR (4 of 7)
10. CPU\_GRAPHICS POWER (5 of 7)
11. CPU\_GND (6 of 7)
12. CPU\_RESERVED (7 of 7)
13. DDR3 SODIMM-A
14. DDR3 SODIMM-B
15. PCH\_HDA/JTAG/SATA (1 of 9)
16. PCH\_PCIE/CLK/SMBUS (2 of 9)
17. PCH\_DMI/FDI/PM (3 of 9)
18. PCH\_LVDS/CRT/DDI (4 of 9)
19. PCH\_PCI/USB (5 of 9)
20. PCH\_GPIO/CPU (6 of 9)
21. PCH POWER-A (7 of 9)
22. PCH POWER-B (8 of 9)
23. PCH GND (9 of 9)
24. EC IT8500BX/BIOS/KB CONN
25. HDD/ODD /MINI CARD
26. CRT/LVDS/PWR SW
27. LAN/CARD READER/15DB/JMC251
28. TP/LED/WEBCAM/USB CHARGER
29. CODEC(92HD81)/INT MIC/SPKR
30. EXT\_MIC/H\_P/USB/FAN/G-SENSOR
31. DC IN/MDC/BT/D-Resistor
32. HDMI (CH7318B)
33. CPU CORE (ISL62881)
34. +1.5VS(OZ8116)/+0.75VS/+1.8V
35. +1.05VS/+5VA (OZ815)
36. BATT IN/CHARGER(OZ8602)
37. iGPU Core
38. VCC SW/+3.3VA/HIGH-SPEED CAP


M/B Schematic Version Change List

Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note

Daughter Board Schematic Version Change List





Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note

SYSTEM BLOCK DIAGRAM



# POWER BLOCK DIAGRAM

# System Poewr On Sequence



ICH9M GPIO	
GPIO0	PM_BM_BUSY#
GPIO1	EC_EXTSMI#
GPIO2	INT_PIRQ#
GPIO3	INT_PIRQF#
GPIO4	INT_PIRQG#
GPIO5	INT_PIRQH#
GPIO6	BIOS_REC
GPIO7	<b>N.C</b> (TACH3)
GPIO8	<b>N.C</b>
GPIO9	<b>N.C</b> (WOL_EN)
GPIO10	<b>N.C</b> (ALERT#)
GPIO11	SMB_ALERT#
GPIO12	LAN_PHYPC
GPIO13	<b>N.C</b> (GLAN_DOCK#)
GPIO14	<b>N.C</b> (NETDETECT)
GPIO15	PM_STPPCI#
GPIO17	<b>N.C</b> (TACH0)
GPIO18	<b>N.C</b>
GPIO19	SATA1GP
GPIO21	SATA0GP
GPIO22	<b>N.C</b> (SCLOCK)
GPIO23	LDRQ1#
GPIO24	CRB_SV_DET
GPIO25	PM_STPCPU#
GPIO26	PM_SLP_S4_STATE#
GPIO27	QRT_STATE0
GPIO28	QRT_STATE1
GPIO29	USB_OC#5
GPIO30	USB_OC#6
GPIO31	USB_OC#7
GPIO32	PM_CLKRUN#
GPIO33	HDA_DOCK_EN
GPIO34	<b>N.C</b> (HDA_DOCK_RST)
GPIO35	CLK_SATA_OE#
GPIO36	SATA2GP
GPIO37	SATA3GP
GPIO38	ODD_DET
GPIO39	ICH_GPIO39
GPIO40	USB_OC#1
GPIO41	USB_OC#2
GPIO42	USB_OC#3
GPIO43	USB_OC#4
GPIO48	MFG_MODE
GPIO49	H_PWRGD
GPIO50	PCI_REQ#1
GPIO51	PCI_GNT#1
GPIO52	PCI_REQ#2
GPIO53	PCI_GNT#2
GPIO54	PCI_REQ#3
GPIO55	PCI_GNT#3

ITE8518 GPIO		Default Pull/Mode
GPA0	PID_3_RF_LED_ON#	UP / GPI
GPA1	BATT_VA_OFF#	UP / GPI
GPA2	BTIL_BEEP	UP / GPI
GPA3	WLAN_PWR#	UP / GPI
GPA4	+1.05V_ON	UP / GPI
GPA5	SENBAT_V	UP / GPI
GPA6	PM_RSMRST#	UP / GPI
GPA7	EC_BL_PWM	UP / GPI
GPB0	PM_SLP_S4#	UP / GPI
GPB1	PM_SLP_S3#	UP / GPI
GPB2	3G_PWR#	Dn / GPI
GPB3	SMBCLK	/ GPI
GPB4	SMBDAT	/ GPI
GPB5	H_A20GATE	/ GPO
GPB6	H_RCIN#	UP / Funcl
GPB7	SAFTY_PROTECT	Dn / GPI
GPC0	+1.5V_ON	Dn / GPI
GPC1	SMB_CLK_EC	/ GPI
GPC2	SMB_DAT_EC	/ GPI
GPC3	<b>PID_0_CHG_B_LED</b>	Dn / GPI
GPC4	PWRBTN3#	Dn / GPI
GPC5	PANEL_DETECT_2	Dn / GPI
GPC6	VCCSA_ON	Dn / GPI
GPC7	+1.5VS_ON	UP / GPI
GPD0	ADAP_IN	UP / GPI
GPD1	PWRBTN#	UP / GPI
GPD2	PLT_RST#	UP / Funcl
GPD3	<b>PM_SUS_STAT#</b>	UP / GPI
GPD4	EC_EXTSMI#	UP / GPI
GPD5	Fastcharge_EN	UP / GPI
GPD6	<b>+5V_ON</b>	Dn / GPI
GPD7	SET_V	Dn / GPI
GPE0	LID#	Dn / GPI
GPE1	PWR_USB_LED	Dn / GPI
GPE2	ALL_SYS_PGD	Dn / GPI
GPE3	Vcore_ON	Dn / GPI
GPE4	PWRSW	UP / GPI
GPE5	LVDS_VIN	Dn / GPI
GPE6	WLAN_ON	Dn / GPI
GPE7	AMP_MUTE#	UP / GPI
GPF0	PCH_BL_EN	UP / GPI
GPF1	<b>+1.8V_ON</b>	UP / GPI
GPF2	<b>BT_ON</b>	UP / GPI
GPF3	<b>N.C</b>	UP / GPI
GPF4	TP_CLK	UP / GPI
GPF5	TP_DATA	UP / GPI
GPF6	<b>EC PECl</b>	UP / GPI
GPF7	<b>CHG_HI VOLT#</b>	UP / GPI
GPG0	PWRBTN2#	Dn/GPO/TM
GPG1	+3.3VS_ON	Dn/GPO/ID7
GPG2	<b>EC PORST</b>	
GPG6	WEBCAN_ON	Dn / GPI
GPH0	PM_CLKRUN#	Dn/GPI/ID0
GPH1	PID_1_CHG_R_LED	Dn/GPI/ID1
GPH2	PID_2_PWR_LED	Dn/GPI/ID2
GPH3	EC_HSCS0#	Dn/GPI/ID3
GPH4	EC_HSCK	Dn/GPI/ID4
GPH5	EC_HMISO	Dn/GPI/ID5
GPH6	EC_HMOSI	Dn/GPI/ID6

ITE8518 GPIO		Default Pull/Mode
GPI0	<b>CRT_DETECT</b>	/GPI/ADC
GPI1	PANEL_DETECT	/GPI/ADC
GPI2	PLATFORM_ID	/GPI/ADC
GPI3	<b>CPPE#</b>	/GPI/ADC
GPI4	BAT_I	/GPI/ADC
GPI5	BATT_TEMP	/GPI/ADC
GPI6	ADAPTOR_1	/GPI/ADC
GPI7	BAT_V	/GPI/ADC
GPJ0	EC_BL_ON	/GPI/DAC
GPJ1	EC_PROCHOT	/GPI/DAC
GPJ2	FAN_CTRL0	/GPI/DAC
GPJ3	CHG_REF	/GPI/DAC
GPJ4	CHG_I	/GPI/DAC
GPJ5	PWR_USB#	/GPI/DAC

Penryn CPU				
	CPU CORE (V)	ICC (A)	W	TEMP ( )
IMVP-6+	1.05	44.0	36	

Cantiga			
VCC	ICC(mA)	W	TEMP ( )
+3.3V	262	0.87	105
+1.8VS	3249	5.73	
+1.5V	86	0.129	
+1.05	14688.52	15.43	

ICH9M			
VCC	ICC(mA)	mW	TEMP ( )
+5V	4	20	70
+5VS	2	10	
+3.3V	347	1145.1	
+3.3VS	212	699.6	
+1.5V	1988	2982	
+1.05V	1634	1715.7	

ITE8500			
VCC	ICC(mA)	mW	TEMP ( )
+3.3V	100	330	70



CLOCK GENERATOR			
VCC	ICC(mA)	mW	TEMP ( )
+3.3V	1000	3300	70

IDT92HD81			
VCC	ICC(mA)	mW	TEMP ( )
+3.3V(DVDD)	200	660	70
+5V(AVDD)	1000	5000	

ADM1032			
VCC	ICC	mW	TEMP ( )
+3.3V	170uA	0.56	150

JMC261			
VCC	ICC (mA)	mW	TEMP ( )
+3.3VS	300	990	70
+1.2VS	150	180	

# SANDYBRIDGE PROCESSOR(DMI,PEG,FDI)



R443 24.9 ohm  
PEG\_IRCOMP\_R MAX 500 mil

1. PEG\_ICOMPI and RCOMP signals should be routed within 500 mils typical impedance = 43 mohms..4mils
2. PEG\_ICOMPO signals should be routed within 500 mils..12mils typical impedance = 14.5 mohms
3. spacing to other 15mils

DP\_ICOMPO trace 12mil


eDP\_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

# SANDYBRIDGE PROCESSOR (CLK,MISC,JTAG)

This pin is for compability with future platforms. A pull up resistor to VCPLL is required if connected to the DF\_TVS strap on the PCH.


layout note : connect to EC Keep L\_EC < 0.25 inches, spacing to other 18 mils

This signal should be driven low when processor is turned off in S3. From S3 to S0, this signal should go high only after 1.5V\_CPU\_VDDQ stable.





Document Number: 404081, Revision: 1.1  
These signals are optional, can be left as OPEN/No-Connect if debug by Intel will not be needed

# SANDYBRIDGE PROCESSOR (DDR3)




# SANDYBRIDGE PROCESSOR (POWER)







## POWER



# SANDYBRIDGE PROCESSOR (VSS)



# SANDYBRIDGE PROCESSOR (RESERVED)

PCIE Port Bifurcation Straps



CFG[6:5]

11: (Default) X16

10: X8 , X8

01: Resereed

00: X8 , X4 ,X4




RESERVED


13 SMDDR\_VREF\_DQ1\_M3  
12 SMDDR\_VREF\_DQ0\_M3



On CRB  
H\_SNB\_IVB#\_PWRCTRL = low, 1.0V  
H\_SNB\_IVB#\_PWRCTRL = high/NC, 1.05V




MB6:ADD 0R FOR VCCSA SENSOR




Sandy Bridge\_rPGA\_Rev1p0

INTEL DEBUG CARD CLOCK






Note:  
SO-DIMMB SPD Address is 0x44  
SO-DIMMB TS Address is 0x34



# Cougar Point Chipset (RTC,LPC,SATA,HDA,SPI,JTAG)



SATA[x]GP pins if unused require 8.2-k to 10-k pull-up to +Vcc3\_3 or 8.2-k to 10-k pull-down to ground.

+3.3V

R536 10K-04

R111 10K-04

SATA\_DET#

PCI\_GNT#0

SHDDED#

C877

0.1P-25-04N

+3.3V

R557 1K-04

R106 10K-04

ACZ\_SPKR

INT\_SERIRQ

GPI033: This signal should be connected to the reset signal of the CODEC in the dock Station. This can be left unconnected when not in use.

+3.3V

1TPM ENABLE/DISABLE



R81 8.2K-1-02

PCH\_SPI\_SI

Connect to Vcc3\_3 with 8.2-k weak pull-up resistor


### Cougar Point Chipset (PCIE,SMBUS,CLOCK)

PCIE	Location
PCIE 1	CN3 (MINI CARD CONN)
PCIE 2	U24 ( LAN)
PCIE 3	CN11(NEW COAD & TV CARD)
PCIE 4	CN11(NEW COAD & TV CARD)
PCIE 5	U13 (USB3.0 ASM1042)


[illegible]

<b>SMB_</b>	DDRA,DDR
<b>SML0_</b>	TO EC
<b>SML1_</b>	TO WLAN

This input has to be terminated with a 10-kOhms pull-down termination resistor in Integrated Clock generation mode.





# Cougar Point Chipset (DMI,FDI)






Cougar Point Chipset (LVDS,CRT,Digital Display)




Configuration Wise Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	DisplayPort <sup>+</sup> Mapping	HDMI/DVI Mapping
PORT-B	DDPB_00P	SDVO_RED	DDPB_00P	TMDSB_DATA2
	DDPB_00N	SDVO_RED#	DDPB_00N	TMDSB_DATA2#
	DDPB_10P	SDVO_GREEN	DDPB_10P	TMDSB_DATA1
	DDPB_10N	SDVO_GREEN#	DDPB_10N	TMDSB_DATA1#
	DDPB_20P	SDVO_BLUE	DDPB_20P	TMDSB_DATA0
	DDPB_20N	SDVO_BLUE#	DDPB_20N	TMDSB_DATA0#
	DDPB_30P	SDVO_CLK	DDPB_30P	TMDSB_CLK
	DDPB_30N	SDVO_CLK#	DDPB_30N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPD	NA	DDPB_HPD	HDMIIB_HPD
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIIB_CTRLDATA



CHECK HDMI SPEC AND CRB






Default SPI

No need Pull Hi, checked CRB & Checklist


### Boot BIOS Strap






PCI_GNT#1	PCI_GNT#0	Boot BIOS Location
0	0	LPC
1	1	SPI

Default



USB	Location
USB 0	CN19 (USB CHARGER)
USB 1	CN16 (External USB)
USB 2	CN12 (BT CONN)
USB 3	CN11 (new card & 3g)
USB 4	CN25 (EXT USB JACK)
USB 5	CN8 (FireWire)
USB 6	CN2 (WEB CAM CON)
USB 7	CN26 (EXT USB JACK)
USB 8	CN11 (new card & 3g)










U4H		
H6	VSS[0]	
AA17	VSS[1]	AK38
AA2	VSS[2]	AK4
AA3	VSS[3]	AK42
AA33	VSS[4]	AK46
AA34	VSS[5]	AK8
AB11	VSS[6]	AL16
AB14	VSS[7]	AL17
AB39	VSS[8]	AL19
AB4	VSS[9]	AL2
AB43	VSS[10]	AL21
AB5	VSS[11]	AL23
AB7	VSS[12]	AL26
AC19	VSS[13]	AL27
AC2	VSS[14]	AL31
AC21	VSS[15]	AL33
AC24	VSS[16]	AL34
AC33	VSS[17]	AL48
AC34	VSS[18]	AM11
AC48	VSS[19]	AM14
AD10	VSS[20]	AM36
AD11	VSS[21]	AM39
AD12	VSS[22]	AM43
AD13	VSS[23]	AM45
AD19	VSS[24]	AM46
AD24	VSS[25]	AN2
AD26	VSS[26]	AN29
AD27	VSS[27]	AN3
AD33	VSS[28]	AN31
AD34	VSS[29]	AP12
AD36	VSS[30]	AP19
AD37	VSS[31]	AP28
AD39	VSS[32]	AP30
AD4	VSS[33]	AP32
AD40	VSS[34]	AP38
AD42	VSS[35]	AP4
AD43	VSS[36]	AP42
AD46	VSS[37]	AP46
AD46	VSS[38]	AP8
AD8	VSS[39]	AR2
AE2	VSS[40]	AR48
AE2	VSS[41]	AT11
AE3	VSS[42]	AT13
AE10	VSS[43]	AT18
AE12	VSS[44]	AT22
AD14	VSS[45]	AT26
AD16	VSS[46]	AT28
AE18	VSS[47]	AT30
AE24	VSS[48]	AT32
VSS[49]		AT34
AF26	VSS[50]	AT39
AF27	VSS[51]	AT42
AF29	VSS[52]	AT46
VSS[53]		AT7
AF31	VSS[54]	AU24
AF39	VSS[55]	AU30
AF42	VSS[56]	AV16
AF46	VSS[57]	AV20
AF7	VSS[58]	AV24
AF8	VSS[59]	AV30
AG19	VSS[60]	AV4
AG2	VSS[61]	AV43
AG21	VSS[62]	AV8
AG48	VSS[63]	AW14
AH11	VSS[64]	AW18
AH3	VSS[65]	AW2
AH36	VSS[66]	AW22
AH39	VSS[67]	AW26
AH40	VSS[68]	AW28
AH42	VSS[69]	AW32
VSS[70]		AW34
AH46	VSS[71]	AW36
AH7	VSS[72]	AW48
AJ19	VSS[73]	AX12
AJ21	VSS[74]	AX11
AJ26	VSS[75]	AY22
AJ33	VSS[76]	AY28
AJ34	VSS[77]	
AK12	VSS[78]	
AK3	VSS[79]	


CougarPoint\_Rev\_1p0

U4I		
AY4	VSS[159]	H46
AY42	VSS[160]	K18
AY46	VSS[161]	K26
AY6	VSS[162]	K38
B11	VSS[163]	K46
B19	VSS[164]	L7
B23	VSS[165]	L18
B27	VSS[166]	L2
B31	VSS[167]	L20
B33	VSS[168]	L26
B39	VSS[169]	L36
B47	VSS[170]	L46
B7	VSS[171]	M12
BB12	VSS[172]	M2
BB16	VSS[173]	P16
BB20	VSS[174]	M22
BB24	VSS[175]	M24
BB22	VSS[176]	M30
BB24	VSS[177]	M32
BB28	VSS[178]	M34
BB30	VSS[179]	M38
BB36	VSS[180]	M4
BB4	VSS[181]	M42
BB46	VSS[182]	M46
BC14	VSS[183]	M8
BC18	VSS[184]	N18
BC2	VSS[185]	P30
BC22	VSS[186]	N47
BC26	VSS[187]	P11
BC30	VSS[188]	P18
BC34	VSS[189]	P40
BC36	VSS[190]	P43
BC40	VSS[191]	P47
BC42	VSS[192]	P7
BD46	VSS[193]	P2
BD4	VSS[194]	R48
BE22	VSS[195]	T12
BE26	VSS[196]	T37
BE40	VSS[197]	T4
BE46	VSS[198]	T24
BF10	VSS[199]	T46
BF12	VSS[200]	T8
BF16	VSS[201]	V11
BF20	VSS[202]	V26
BF24	VSS[203]	V29
BF26	VSS[204]	V31
BF28	VSS[205]	V36
BF28	VSS[206]	V39
BF30	VSS[207]	V43
BF36	VSS[208]	V7
BF38	VSS[209]	W17
BF40	VSS[210]	W2
BFS	VSS[211]	W27
BG17	VSS[212]	W48
BG21	VSS[213]	Y12
BG33	VSS[214]	Y38
BG44	VSS[215]	Y4
BH9	VSS[216]	Y42
BH11	VSS[217]	Y46
BH15	VSS[218]	Y8
BH17	VSS[219]	BS29
BH19	VSS[220]	N04
H10	VSS[221]	AJ3
BH27	VSS[222]	AD47
BH31	VSS[223]	B43
BH33	VSS[224]	BE10
BH36	VSS[225]	BG41
BH39	VSS[226]	G14
BH43	VSS[227]	H16
BH7	VSS[228]	T06
D1	VSS[229]	BG22
D12	VSS[230]	RQ24
D16	VSS[231]	C22
D22	VSS[232]	AP13
D26	VSS[233]	M14
D28	VSS[234]	AP3
D30	VSS[235]	AP1
D32	VSS[236]	BE16
D34	VSS[237]	BC18
D36	VSS[238]	BC28
D38	VSS[239]	BJ28
D42	VSS[240]	
D46	VSS[241]	
D48	VSS[242]	
E16	VSS[243]	
E26	VSS[244]	
G18	VSS[245]	
G20	VSS[246]	
G26	VSS[247]	
G36	VSS[248]	
G46	VSS[249]	
H12	VSS[250]	
H18	VSS[251]	
H22	VSS[252]	
H24	VSS[253]	
H26	VSS[254]	
H30	VSS[255]	
H32	VSS[256]	
H34	VSS[257]	
F3	VSS[258]	


CougarPoint\_Rev\_1p0





CRT Conn.



## LVDS Conn




**PWR SW**







## SATA-HDD




## CD-ROM



## MINI CARD CONN




CHECK PIN7 FB12 IF NOT USE LX  
MA\_6 Change to JMC251




# CODEC 92HD81


## AMP VDD



## INT\_SPEAKER




## INT\_MIC






# DC IN


PROJECT	A14HM02		
Adaptor	65W	90W	120W
Rsense	33m Ohm	25m Ohm	18m Ohm
Stop Charger	60W	80W	110W



# BT CONN




# Discharge Resistor



# PCIE





# Thermal Module



chang H17 for B

い 柶び 錠


# TPM



Shuttle Inc		
A14HV		
File	Document Number	Rev
Size	DC IN/MDC/BT/D-Resistor	A
Cum		
Date	Monday, December 13, 2010	Sheet 29 of 40



VCCSA\_SEL  
0=0.9V  
1=0.8V


















## Touch Pad




## LED




## WEBCAM CON



## LED BD





## ENHANCE USB Port








# USB3.0




GP100	GP101	GP102	Function
1	1	0	Synchronous Mode
1	1	1	Asynchronous Mode (default)
0	0	x	Debug/Test Mode

\* GP100 GP101 GP102 internal Pull-high






ASM1042	USB3.0	USB3.0
Clock Source	USB3.0	USB3.0
Sync	48MHz	100MHz from PCIe CLK
Async	20MHz X'tal	20MHz X'tal (For PCIe over clock)




Must meet Power Sequence Spec.



$$V_{out} = 0.8V \cdot [1 + (R1/R2)]$$





Shuttle Inc			
A14HV			
Title			
Size	Document Number		
Custom	Reserved		
Date:	Tuesday, September 21, 2010	Sheet	39 of 40
1			
Rev A			

